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Dependence of the leakage currents in BF2
1 implanted junctions on the dopant concentration of
the n-type substrate was investigated. It was clarified that the leakage currents of
low-temperature-annealed junctions increase as the substrate dopant concentration increases, while
high-temperature-annealed junctions have the opposite dependence. We demonstrate that
low-leakage currents can be achieved in low-temperature-annealed junctions by using lightly doped
silicon substrate. It was confirmed that the higher leakage currents in low-temperature-annealed
junctions originate from the implantation-induced defects existing deeply in the substrate.
Considering the results of both BF2
1 implanted p1n junction and As1 implanted n1p junction, we
discuss an implantation-induced defect generation mechanism. © 2000 American Institute of
Physics. @S0021-8979~00!06906-1#I. INTRODUCTION
Reduction in all the processing temperatures is important
for future ultralarge-scale integrated circuits ~ULSI! fabrica-
tion. One of the typical high-temperature processes in con-
ventional ULSI fabrication is post-implantation annealing.
Reduction in the annealing temperature after implantation
promises us to form ultrashallow junctions and to conduct
precise control of dopant profiles which are much more im-
portant in scaled devices. Moreover, this enhances the flex-
ibility for introduction of new materials, such as low resis-
tivity metals, to the heart of device structures. Especially, in
order to fabricate ultrahigh-speed devices, such as the metal–
substrate–metal–gate silicon-on-insulator ~SOI! complemen-
tary metal–oxide–semiconductor ~CMOS!,1 it is essential to
reduce the processing temperature. However, junctions
formed by low-temperature post-implantation annealing ex-
hibit much higher leakage currents than those annealed at
high temperature.2–4
One of the sources of the large leakage current is con-
taminants introduced from outside into the junction during
implantation. Such contaminants include adsorbed gas mol-
ecules, knock-on oxygen atoms from screen oxide, and met-
als sputtered from chamber wall by high energy ion beam. It
was reported that by eliminating such contamination sources,
reduction in the leakage current of As1 implanted n1p junc-
tion annealed at 450 °C is possible.5,6 However, the leakage
current is still about two orders of magnitude higher than that
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We have investigated in the preceding work, the origin
of the extra source of the leakage current in As1 implanted
junctions.7,8 As a result, it has been clarified that the extra
leakage current is due to the remaining implantation-induced
defects, which are distributed considerably deep in the sili-
con substrate.7 Furthermore, the amount of defects depends
strongly on the boron concentration in the p-type silicon
substrate.7 However, in order to understand the properties of
the defects in more details, the influence of the dopant con-
centration in n-type substrate must be investigated.
The purpose of this article is to study the influence of the
dopant atoms in the n-type substrate on the characteristics of
low-temperature-annealed ion-implanted junctions. BF21 im-
planted p1n junction was formed by low-temperature an-
nealing and evaluated in order to compare to the results of
As1 implanted n1p junction.7 First, we discuss the anneal-
ing temperature dependence of junction properties are dis-
cussed in Sec. II. In Sec. III, the influence of substrate dopant
concentration on junction properties and defect generation
are discussed by comparing the results of both n1p and p1n
junctions.
II. p¿n JUNCTION FORMATION BY BF2¿
IMPLANTATION AND LOW-TEMPERATURE
ANNEALING
In this experiment, ion implantation was carried out in
the ultraclean and ultrahigh-vacuum ion implantation
system5,6 which features the metallic contamination level be-
low 1010 atoms/cm2 on the wafer surface when typical
source/drain implantation was performed.8 © 2000 American Institute of Physics
 AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
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pared on 0.8–1.2 V cm n-type ~100! silicon wafers. 600 nm
thick field oxide was formed on the wafers by pyrogenic
oxidation at 1000 °C. After that, the oxide on the back sur-
face of the wafer was removed. In order to obtain ohmic
contact, n1 layer was formed on the backside surface by
diffusion of phosphorus from phosphosilicate glass deposited
by atmospheric-pressure chemical vapor deposition
~APCVD!. Then, 1 mm31 mm square windows were
opened in the field oxide on the front side. BF2
1 implantation
was carried out with tilt angle of 7° to the bare silicon sur-
face at 25 keV with a dose of 231015 cm22. The post-
implantation annealing conditions are summarized in Table
I. These conditions were optimized taking into account the
result of the investigation of the annealing behavior in BF2
1
implanted layers.9 Then, SiO2 was deposited by APCVD at
400 °C. Contact windows were opened on the p1 layer sur-
faces. Forming gas treatment was performed at 400 °C for 20
min. Aluminum electrodes were formed by evaporation. The
evaluation of the prepared junctions was conducted by the
measurements of current–voltage (J – V) characteristics and
capacitance–voltage (C – V) characteristics.
Reverse bias currents at 5 V of the junctions are plotted
in Fig. 1 as a function of the annealing temperature. Al-
though it was observed that the leakage current increases as
the annealing temperature decreases, the leakage currents are
one to two orders of magnitude smaller than the previously
reported data.2 We believe that this would be achieved by the
ultraclean ion implantation technology.5,6 However, the leak-
TABLE I. Annealing conditions.
Furnace, N2 ambient
Annealing temperature Annealing time
450 °C 36 h
500 °C 5 h
600 °C 1 h
700 °C 1 h
800 °C 1 h
900 °C 1 h
1000 °C 30 min
FIG. 1. Reverse bias current at 5 V of BF21 implanted junction as a function
of the annealing temperature in comparison with previously reported data.Downloaded 12 Mar 2010 to 130.34.135.83. Redistribution subject toage currents of the junctions annealed at low temperature
below 500 °C are two orders of magnitude higher than those
annealed at high temperatures above 700 °C. This results
would be expectable, because low-temperature annealing has
poor ability to remove the implantation damage. Similar re-
sults have been reported for As1 implanted n1p junction in
our preceding work and it has been clarified that the junction
degradation in the junction annealed at low temperature is
due to the excess damage existing deeply in the substrate
introduced by the implantation. To clarify if this would be
the case for BF2
1 implanted junction is one of the purpose of
this work. Simple analysis of J – V characteristics gives us
the answer to the question. J – V characteristics of the junc-
tions in Fig. 1 are shown in Fig. 2. J – V curve appears to
shift upward in parallel at both forward and reverse bias
condition as the temperature of the post-implantation anneal-
ing decreases. Since the J – V characteristics fit well, the
form of the following theoretical formula under forward bias
condition, the forward bias current seems to be mainly dif-
fusion current in the electrically neutral region. In p1n junc-
tions, since the minority carrier ~electron! concentration in
the p1 region is very small, only hole injection to n-type
substrate from p1 region may be considered. In this case,
diffusion current JD is expressed as follows:
JD5q
ni
2
ND
ADp
tp
~eqV/kT21 !. ~1!
q is the elementary charge, ni is the intrinsic carrier concen-
tration, ND is the donor concentration in n-type substrate, Dp
is the diffusion coefficient of holes, tp is the lifetime of holes
in neutral n-type region, V is the applied voltage, k is the
Boltzmann constant, and T is the absolute temperature. ND
and tp may be suspected as the factor that affects the current
level. It should be noted that Dp would not be the factor.
Remaining damage would cause mobility degradation, and
from the Einstein’s relation (qD5mkT), where D and m are
the diffusion coefficient and the mobility of carriers, respec-
tively, we can see that smaller mobility means smaller diffu-
sion coefficient. Therefore, Dp cannot be the candidate.
Since it has been reported that damage introduced by low-
energy implantation has influence on the carrier
FIG. 2. Current–voltage characteristics of BF21 implanted junctions formed
under different annealing conditions. AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
3490 J. Appl. Phys., Vol. 87, No. 7, 1 April 2000 Tamai et al.concentration,10,11 to make it clear if the carrier concentration
in the n-type substrate depends on the post-implantation an-
nealing condition, electrically active dopant concentration in
n-type substrate was evaluated by C – V measurement. In the
case of p1n and n1p junctions, dopant concentration ~N! at
the edge of the space charge region in the lightly doped
silicon is given as follows:12
NS W5 eC D5 2qe~d/dV !~1/C2! . ~2!
W is the space charge region, e is the permittivity of silicon,
and C is the capacitance per unit area. Dopant distribution in
n-type substrate is shown in Fig. 3. Depth from silicon sur-
face corresponds to the sum of the space charge region width
and the junction depth of about 50 nm. No difference in
dopant concentration can be observed among various anneal-
ing conditions. So, it is concluded that higher forward bias
currents in low-temperature-annealed junctions are due to
shorter lifetime of holes in the electrically neutral n-type sub-
strates. This implies that low-temperature-annealed junctionsDownloaded 12 Mar 2010 to 130.34.135.83. Redistribution subject tohave a kind of excess defects in the n-type region which are
not so-called end-of-range ~EOR! defects in the vicinity of
amorphous/crystalline (a/c) interface.13–15 These defects in
the n-type neutral region under forward bias condition work
as the carrier generation centers in the space charge region
under reverse bias condition and cause the large leakage cur-
rent.
At the end of this section, we show the result of the
estimation of the energy level introduced by the defects. Re-
verse bias current JR is composed of diffusion current and
carrier generation current as follows:
uJRu5qADptp
ni
2
ND
1qU EwU~x !dxU. ~3!
U is the carrier recombination rate per unit volume per unit
time and x is the location in the space charge region. The first
term stands for the diffusion current and the second term the
generation current in the space charge region. The U is given
by16U5
snspv thNt~np2ni
2!
sn$n1ni exp@~Et2Ei!/kT#%1sp$p1ni exp@~Ei2Et!/kT#%
. ~4!sp and sn are the capture cross sections of hole and electron,
respectively, v th is the carrier thermal velocity, Nt is the trap
density ~defect density!, p and n are the hole density in the
valence band and the electron density in the conduction
band, respectively, Et is the trapping energy level, and Ei is
the intrinsic Fermi level. Assuming sp5sn5s and using
the relation ni
25NCNV exp(2Eg /kT), where NC , NV , and
Eg are the effective density of states in conduction band, the
effective density of states in valence band, and the energy
band gap of silicon, respectively, Eq. ~3! can be expressed as
follows:
uJRu5qADptp
NCNV exp~2Eg /kT !
ND
1
qnisv thANCNV exp~2Eg/2kT !
2 cosh@~Et2Ei!/kT#
EwNtdx
~{n5p>0 under reverse bias condition!. ~5!
Under fixed voltage application condition, JR shows an acti-
vation energy of Eg , which comes from the first term, at
high-temperature region. On the other hand, at low-
temperature region, JR shows an activation energy of Eg/2
1uEt2Eiu approximately. If we can obtain the value of the
activation energy at low-temperature region, the energy level
of the defect uEt2Eiu can be derived. In Fig. 4, Arrhenius
plot of JR of the junctions formed by post-implantation an-
nealing at 450, 600, 1000 °C is shown. All the samples plot-
ted in this figure have the same activation energy of approxi-
mately 0.8 eV at low-temperature region. Therefore, it is
concluded that the leakage currents in all the samples origi-nate from the same kind of defects and the energy level is
about 0.2 eV apart from the intrinsic fermi level. The activa-
tion energy in the region 1000/T,2.7 is different from that
of the lower-temperature region. As described above, the
higher activation energy in the high-temperature region
comes form diffusion current component which is not domi-
nant in the lower-temperature region. The leakage currents of
the junctions annealed at 600 and 1000 °C really have acti-
vation energies equal to the energy band gap of silicon ~1.1
eV!. The reason why the activation energy of the junction
annealed at 450 °C is different from that of 600 and 1000 °C
in the high-temperature region is that the generation current
FIG. 3. Dopant distribution in n-type substrate after implantation and an-
nealing at 450–1000 °C obtained by capacitance–voltage measurement. AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
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1000/T,2.7 because of the large amount of remaining de-
fects in the space charge region.
III. INFLUENCE OF SUBSTRATE DOPANT
CONCENTRATION ON JUNCTION PROPERTIES
In our preceding work, the influence of dopants in the
p-type substrate was investigated in As1 implaned n1p
junctions. In this study, we have done the similar experiment
for BF2
1 implanted p1n junctions. 1 mm31 mm square-
shaped p1n junctions were prepared on n-type ~100! silicon
wafers with eight different phosphorus concentrations as
listed in Table II. The dopant concentration was obtained by
the C – V measurement of the metal–oxide–semiconductor
capacitor prepared for the measurement.
Leakage current dependence on substrate dopant concen-
tration is shown in Fig. 5. In this figure, leakage currents of
p1n and n1p junctions which were formed by BF21 and As1
implantation, respectively, are plotted. The post-implantation
annealing was performed at 450 or 1000 °C. In both p1n and
n1p junctions, the leakage currents of the junctions annealed
at 450 °C increase drastically with the substrate dopant con-
centration. On the other hand, the junctions which were an-
nealed at 1000 °C have an opposite tendency, that is to say,
leakage currents of the junctions annealed at 1000 °C de-
crease with the increase in the substrate doping level. In most
cases, reverse bias current at room temperature is dominated
FIG. 4. Arrhenius plot of the reverse bias current at 5 V of the junctions
formed by different annealing condition.
TABLE II. Substrates used for p1n junction formation.
n-type ~phosphorus-doped!
Substrate Dopant concentration
1 1.0 3 1012 cm23
2 2.4 3 1014 cm23
3 4.9 3 1014 cm23
4 6.0 3 1014 cm23
5 1.3 3 1015 cm23
6 2.8 3 1015 cm23
7 8.7 3 1015 cm23
8 1.7 3 1016 cm23Downloaded 12 Mar 2010 to 130.34.135.83. Redistribution subject toby the carrier generation in the space charge region and the
generation current reflects the amount of defects in the space
charge region. Since the increase in the substrate dopant con-
centration means the decrease in the space charge region
width, if the defect density in the space charge region is
independent of the substrate dopant concentration, the leak-
age current decreases with the increase in the substrate dop-
ant concentration. However, in the case of the junctions an-
nealed at 450 °C, the leakage current increases in spite of the
decrease of the space charge region width. This implies that
the amount of defects which exist within the space charge
region increases with the increase in the substrate dopant
concentration. In the case of the junctions annealed at
1000 °C, since the leakage currents are smaller than those of
450 °C annealing and decrease with the increase in the sub-
strate dopant concentration, it can be said that the defects,
which enhance the leakage current of 450 °C annealed junc-
tions, were almost annealed out and the amount of the re-
maining defects have no or little dependence on the substrate
dopant concentration.
In the previous section, we confirmed by the J – V curve
analysis that the large current in the junction formed by an-
nealing at low temperature is due to the damage introduced
FIG. 5. Reverse bias current at 5 V as a function of the substrate doping
concentration for BF2
1 implanted and As1 implanted junctions annealed at
450 and 1000 °C. AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
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sure of it experimentally, we have done a two-step
implantation/annealing experiment7 as shown in Fig. 6. The
sample preparation procedure was as follows. First, very
low-leakage p1n junctions were preformed on n-type wafers
by BF2
1 implantation at 25 keV with a dose of 2
31015 cm22 and post-implantation annealing at 1000 °C for
30 min. Because the annealing was performed at high tem-
perature ~1000 °C!, the implanted boron atoms diffuse and
junction depth of the preformed junctions become about 350
nm. The wafers were deposited by 600 nm CVD SiO2 film,
and windows were opened on the preformed junctions in the
half area of each wafer. Then BF2
1 was implanted again at 25
keV with a dose of 231015 cm22. Therefore, the only junc-
tions, which had the opened window in CVD oxide, were
directly exposed to the damage of the BF2
1 implantation.
Others were prevented from the damage by the CVD oxide.
If the damaged junction has higher leakage current than that
of no-damaged junction, it can be concluded that the higher
leakage current was caused by the damage that penetrated
beyond the preformed junction depth of 350 nm which is
much deeper than the distribution of the boron and fluorine
implanted in the second implantation stage. The space charge
region under reverse bias condition can never reach at the
region where the second implantation was done.
The results of the two-step implantation/annealing ex-
periment to clarify the cause of the higher leakage current of
low-temperature-annealed junction are shown in Fig. 7. Re-
verse bias current at 5 V is plotted as a function of the sub-
strate dopant concentration. It is clearly seen that the leakage
current of the junction damaged by BF21 implantation is
higher than that of the no-damaged junction and the differ-
ence of the leakage current between with and without dam-
aging implantation gets higher as the substrate dopant con-
centration increases. This behavior is very similar to Fig.
FIG. 6. Schematic of the sample preparation of a two-step implantation/
annealing experiment to investigate the damage in the n-type substrate in-
troduced by BF21 implantation. Very low-leakage p1n junctions were pre-
formed by BF21 implantation followed by annealing at 1000 °C for 30 min.
Then, BF2
1 was implanted again to the surface of the junction.Downloaded 12 Mar 2010 to 130.34.135.83. Redistribution subject to5~a!. As mentioned above, in this case, the leakage current
difference between damaged junction and no-damaged junc-
tion originates from implantation-induced damage that is dis-
tributed in n-type region beyond the junction depth of 350
nm that is far deeper than the projected range of the damag-
ing implantation. This can never be due to so-called EOR
defects13–15 generated by implantation in the vicinity of a/c
interface. Considering the similarity between Fig. 5~a! and
Fig. 7, the higher leakage current of BF2
1 implanted and
low-temperature-annealed junction in Fig. 5~a! can be due to
implantation-induced defects that are distributed deeply in
the n-type substrate. The defects are distributed so deep that
one may think the defects generation would be due to chan-
neling effect. However, since the implantation was carried
out under the condition where the channeling effect never
occurred, the defects generation does not relate to the chan-
neling effect, that is, the large leakage current is not due to
the damage by the penetration of the implanted ions them-
selves. Since the junctions with no annealing after the dam-
aging implantation show also the junction degradation, it is
clear that the defects generate during implantation, not dur-
ing post-implantation annealing. Since the leakage currents
of the junction with 450 °C annealing after damaging im-
plantation are lower than those with no annealing, it can be
said that a part of the defects can be annealed out by anneal-
ing at as low as 450 °C.
In Ref. 7, we have suggested a following possibility for
As1 implanted junctions. In the case of As1 implanted n1p
junction, a high concentration of boron in p-type substrate
would weaken the covalent bond strength of the crystal and
make the crystal more susceptible to damage generation by
implantation since an activated boron in silicon crystal re-
moves an electron from a neighboring covalent bond. Hence,
higher substrate boron concentration would result in higher
leakage current. If this is right, similar dopant concentration
dependence can never be expected in p1n junction because
in the case of n-type silicon, a n-type dopant atom has four
covalent bonds. However, as shown in Fig. 5, very similar
dopant concentration dependence of leakage current was ob-
tained in both p1n and n1p junction. Therefore, another
FIG. 7. Reverse bias current at 5 V as a function of the substrate doping
concentration of the junction of a two-step implantation/annealing experi-
ment. AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
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the BF2
1 implanted p1n junction. For the As1 implanted
n1p junction case, although it is difficult to give the answer
experimentally to the question as to if the weaken covalent
bonds model is correct or not, it would be reasonable to say
that the junction degradation may be caused by the similar
mechanism to the BF2
1 implantation case because we have
similar results between Figs. 5~a! and 7. Since the leakage
currents in low-temperature-annealed junction increases as
the substrate dopant concentration increases, we speculate
that the damage would be dopant-related defects which have
a close relation to point defects. It has been reported that
point defects migrate even at room temperature.10,11 Since
the point defect itself is unstable, they migrate until forming
a stable defect. It is well known that vacancy forms complex
with itself ~divacancy!, oxygen and dopants.10,11,17–20 Since
the leakage current strongly depends on substrate dopant
concentration, vacancy-dopant complex seems to be the ori-
gin of the higher leakage current in low-temperature-
annealed junction. We speculate that vacancy-phosphorous
complex is formed by the implantation in phosphorus-doped
n-type substrate. In the case of p-type substrate, although we
do not have the knowledge about point defect-boron com-
plex, we speculate that such complex would be generated.
Although oxygen-related and carbon-related complex may
be formed, these effects are invisible due to the strong effect
of the dopant-related complex.
As a result, we interpret the results of Figs. 5 and 7 as
follows. Vacancies generated at silicon surface by implanta-
tion migrate into silicon substrate resulting in the formation
of vacancy-dopant complex. The amount of the defects de-
pends on the substrate dopant concentration, that is, higher
substrate dopant concentration results in larger amount of
vacancy-dopant complex formation. At annealing stage, the
defects are annealed out depending on the annealing condi-
tion and the defects can be annealed out easily by annealing
at high temperature.
Another information we can see in Fig. 5 is that the
difference of leakage current between 450 and 1000 °C an-
nealing is greater in BF2
1 implanted junctions than in As1
implanted junctions. The leakage current difference between
450 and 1000 °C in BF21 implanted junctions is observed
even on a substrate of as low as 1014 cm23, although As1
implanted junctions made on substrates with almost the same
dopant concentration have no difference between 450 andDownloaded 12 Mar 2010 to 130.34.135.83. Redistribution subject to1000 °C. Thus, the amount of the residual damage in BF2
1
implanted junction seems to be greater than that in As1 im-
planted junction, or it would be correct to say that the defects
in the BF2
1 implanted junctions have strong effects on the
leakage currents.
The examples of the J – V characteristics are shown in
Fig. 8 for both n1p and p1n junctions. The J – V curve of
the junction annealed at 450 °C are plotted compared to that
annealed at 1000 °C in each graph. As the substrate dopant
concentration increases, the difference in the J – V character-
istic between 450 °C annealing and 1000 °C annealing gets
larger. However, it must be emphasized that if the substrate
doping concentration is reduced, 450 °C annealed junction
can show the same current–voltage characteristics as that of
1000 °C annealed junctions. It is interesting that the junction
degradation accompanied by using of high-doping substrate
is different between BF2
1 implantation and As1 implantation
in forward bias condition. This is shown in Fig. 9 which
shows the ideality factor of BF2
1 and As1 implanted junc-
tions annealed at 450 and 1000 °C as a function of the sub-
strate dopant concentration. The dopant concentration depen-
dence of the ideality factor ~n value! of BF2
1 implanted
junctions formed at 450 °C is quite different from that of
As1 implanted junctions. The ideality factor is a measure
that indicates the behavior of the recombination current in
the space charge region under forward bias condition. Since
the ideality factor reflects the energy level of trapping centers
~defects!, although reflects also the position of quasi-Fermi
level ~imref! in the space charge region under forward bias
condition, we speculate that the defects in n-type substrate
and p-type substrate have deferent energy levels in the en-
ergy band gap of silicon each other, which means that the
defects in n-type substrate and p-type substrate differ from
each other.
At the end of this section, we discuss the distribution of
the defects. Distribution of the defects in the n-type substrate
was estimated by the measurement of reverse bias J – V char-
acteristics. Assuming that the reverse bias current is mainly
generation current in the space charge region, if the space
charge region expands almost to the low-doping substrate
because of p1n or n1p junction, defect distribution in the
low-doping substrate can be estimated. The term which
stands for the generation current in the space charge region
in Eq. ~3! can be expressed as follows:JR5qEWU~x !dx5qEW snspv thNt~np2ni2!sn$n1ni exp@~Et2Ei!/kT#%1sp$p1ni exp@~Ei2E !/kT#% dx
5 2
qnisnspv th
sn exp@~Et2Ei!/kT#1sp exp@~Ei2Et!/kT#
EWNtdx
~{n5p>0 under reverse bias condition!}EWNt~x !dx . ~6!
Therefore, the following relation can be derived: AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
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implanted junctions ~a!–~d! and As1
implanted junctions ~e!–~g! annealed
at 450 and 1000 °C which were
formed on substrates with various
doping concentration of ~a! 1.7
31016, ~b! 1.331015, ~c! 2.431014,
~d! 1.031012, ~e! 2.831016, ~f! 2.5
31015, ~g! 1.631014 cm23.dJR
dW }Nt~W !. ~7!
Reverse bias currents JR are plotted in Fig. 10 as a function
of the space charge region width W for junctions formed on
substrates with different doping concentration by annealing
at 450, 500, 600, and 800 °C. As described above, the differ-
ential slope of the JR – W curve is proportional to the amount
of defects at W from the junction depth. The junction formedDownloaded 12 Mar 2010 to 130.34.135.83. Redistribution subject toby annealing at lower temperature shows larger differential
slope. Furthermore, the higher the substrate doping concen-
tration, the larger the differential slope. This means that an-
nealing at lower temperature or use of higher doping sub-
strate results in more residual defects. Since the JR – W curve
shows linearity, it can be said that the defects are distributed
uniformly within the region monitored at least. Although the
region monitored by the J – V measurement is small, we AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
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deeper than monitored and the distribution would be uni-
form.
IV. CONCLUSION
Dependence of the leakage currents in BF2
1 implanted
junctions on the dopant concentration of the n-type substrate
was investigated. As a result, very similar dependence to that
of As1 implanted junction was obtained, that is, the leakage
currents of low-temperature-annealed junctions increase as
the substrate dopant concentration increases, while high-
temperature-annealed junctions have the opposite depen-
dence. By the J – V curve analysis and the two-step
implantation/annealing experiment, it was confirmed that the
large leakage currents in low-temperature-annealed junctions
is due to the residual defects introduced deeply into n-type
substrate by implantation. Taking into account of both results
of BF2
1 implanted junction and As1 implanted junction, we
speculate that the defects would be point defect-dopant com-
plex created by point defects penetration from the implanted
region. The distribution of the defects was estimated to be
uniform by the J – W plot. It was demonstrated also that us-
ing low-doping silicon substrate, the defect generation can be
FIG. 9. n values ~ideality factor! as a function of the substrate doping
concentration for BF2
1 implanted and As1 implanted junctions annealed at
450 and 1000 °C.Downloaded 12 Mar 2010 to 130.34.135.83. Redistribution subject tosuppressed and low-leakage shallow junction can be formed
even by low-temperature post-implantation annealing in both
p1n and n1p junctions.
ACKNOWLEDGMENT
This study was carried out in the Super Clean Room of
Laboratory for Electronic Intelligent Systems, Research In-
stitute of Electrical Communication, Tohoku University.
FIG. 10. Reverse bias current as a function of space charge region width of
BF2
1 implanted junctions formed under different annealing conditions on
substrates with different doping concentration. ~a! 2.431014, ~b! 1.3
31015, ~c! 1.731016 cm23. AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
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